Design and Analysis of Tunnel Field Effect Transistor for Low Power Application

Labib Yeamen, Sunjidah Hossain, Md. Faruk Hossain
Abstract

Tunnel Field Effect Transistor is a semiconductor device designed for low power consumption which utilizes band to band tunnelling as a carrier injection mechanism. The objective is to integrate a minimal leakage current to enhance the energy efficiency of the Tunnel Field Effect Transistor relative to a MOSFET. An optimized model of Double Gate Tunnel Field Effect Transistor has been developed that can be utilized in low power applications. Increasing emergence of the Internet of Things (IoT) have led to a need for devices that operate at low supply voltage and exhibit low leakage behaviour. The proposed model has lower leakage current, higher Ion-Ioff ratio and steeper Subthreshold Swing than previous research work. It has been shown by varying the channel length, material, source and drain doping concentration. The subthreshold swing found to be 11.91 mV/decade, and obtained Ion/Ioff ratio is 4.60724×109 which ensures that this model is a possible contender for low power application.

Conclusion

In this work, we have developed a simulation-based model of DGTFET. For a TFET, the subthreshold swing and Ion/Ioff ratio both are paramount parameters as they are major concern for low power application. The model was developed after analysing impact of various channel length, channel material, doping profile. GaAs was used as the channel material of the model where channel length was 20 nm, source doping concentration was 22atom/cm3 and drain doping concentration was 18atom/cm3. The subthreshold swing found to be only 11.91 mV/decade, and obtained Ion/Ioff ratio is 4.60724×109. The value of subthreshold swing (SS) and Ion/Ioff ratio was then compared with some recent works of researchers which validates our DGTFET model. The proposed model can be applied to various low power application like Bio-Sensing Application, Energy Harvesting Systems, Environmental Monitoring Nodes, Green Energy Systems, Implantable Medical Devices, IoT Sensors, Portable Environmental Sensors, Ultra Low Power Radio Receivers, Wearable Health Monitors, Wireless Sensor Networks, etc. Our proposed model will provide standard performance in low power systems and high-speed devices in this era of modern technology.

References
[1] R. Aitken, V. Chandra, J. Myers, B. Sandhu, L. Shifren, and G. Yeric, <em>"Device and technology implications of the internet of things</em>," in VLSI Technology (VLSI-Technology): Digest of Technical Papers, 2014 Symposium on, pp. 1–4, IEEE, 2014.
[2] W. Dehaene and A. Verhulst, "New devices for internet of things: A circuit level perspective," in Electron Devices Meeting (IEDM), 2015 IEEE International, pp. 25.5.1–25.5.4, Dec 2015.
[3] S. Tripathi and G. S. Patel, <em>"Design of low power Si0.7Ge0.3 pocket junction-less tunnel FET using below 5 nm technology</em>," Wireless Personal Communications, vol. 11, no. 4, pp. 2167–2176, Jan. 2020.
[4] Mishra, V., Verma, Y. K., Agarwal, L., & Gupta and S. K., "Temperature impact on device characteristics of charge plasma-based tunnel FET with Si0.5Ge0.5 source, <em>" Engineering Research Express</em>, 2021.
[5] B. Goswami, P. Das, and A. Roy, "Trapezoidal Channel Double Gate Tunnel FET Suitable for Better Scalability, Speed and Low Power Application," Devices for Integrated Circuit, pp. 532-544, Jan. 2021.
[6] A. Singh, S. K. Sinha, and S. Chander, "Impact of Fe Material Thickness on Performance of Raised Source Overlapped Negative Capacitance Tunnel Field Effect Transistor (NCTFET)," Silicon, vol. 14, pp. 9083–9090, 2022.
[7] A. A. M. Mazumder, K. Hosen, M. S. Islam and J. Park, "Numerical Investigations of Nanowire Gate-All-Around Negative Capacitance GaAs/InN Tunnel FET," in IEEE Access, vol. 10, pp. 30323-30334, 2022.
[8] C. Sandow, J. Knoch, C. Urban, Q.-T. Zhao, and S. Mantl, "Impact of electrostatics and doping concentration on the performance of silicon tunnel field-effect transistors," Solid-State Electronics, vol. 53, pp. 1126–1129, Oct. 2009.
[9] K. Boucart and A. M. Ionescu, "Length scaling of the double gate tunnel FET with a high-k gate dielectric," Solid-State Electronics, vol. 51, pp. 1500–1507, Nov. 2007.
[10] S. Saurabh and M. J. Kumar, "Impact of strain on drain current and threshold voltage of nanoscale double gate tunnel field effect transistor: Theoretical investigation and analysis, <em>" Japanese Journal of Applied Physics</em>, vol. 48, June 2009.
[11] (accessed October 21, 2023) Tunnel field-effect transistor [Online]. Available: https://en.wikipedia.org/wiki/Tunnel_field-effect_transistor
[12] (accessed October 22, 2023) Lower power Consumption in TFET vs MOSFET [online]. Available: https://phys.org/news/2012-11-compact-tunnel-field-effect-transistors.html
[13] S. Sinha and R. Chaudhary, "Ge-Source Based L-Shaped Tunnel Field Effect Transistor for Low Power Switching Application," Silicon, vol. 14, pp. 7435-7448, Oct. 2021.
[14] H. W. Kim and D. Kwon, <em>"Steep Switching Characteristics of L-Shaped Tunnel FET With Doping Engineering"</em>, IEEE Journal of the Electron Devices Society, vol. 9, pp. 359-364, 2021.
[15] D. Keighobadi, S. Mohammadi, and M. Mohtaram, "Switching Performance Investigation of a Gate-All-Around Core-Source InGaAs/InP TFET, <em>" Transactions on Electrical and Electronic Materials</em>, vol. 22, pp. 502–508, 2021.
[16] Walia, Akshit; Kaushal, Priya; and Khanna, Gargi. "Impact of Temperature on the Performance of Tunnel Field Effect Transistor," 2021.
[17] K. Tamersit, A. Kouzou, H. Bourouba, R. Kennel, and M. Abdelrahem, "Synergy of Electrostatic and Chemical Doping to Improve the Performance of Junction-less Carbon Nanotube Tunnelling Field-Effect Transistors: Ultra-scaling, Energy-Efficiency, and High Switching Performance, <em>" Nanomaterials</em>, vol. 12, p. 462, 2022.
[18] K. Mondol, M. Hasan, A. H. Siddique, and S. Islam, "Quantization, gate dielectric, and channel length effect in double-gate tunnel field-effect transistor," Results in Physics, vol. 34, p. 105312, 2022.
[19] S. Howldar, B. Balaji, and K. Srinivasa Rao, "Design and Qualitative Analysis of Hetero Dielectric Tunnel Field Effect Transistor Device, <em>" International Journal of Engineering</em>, Transactions C: Aspects, vol. 36, no. 06, pp. 1129–1135, 2023.
[20] A. Zirak, "Improvements in reliability and radio frequency performance of junction-less tunnelling field effect transistor using p pocket and metal strip," IET Circuits, <em>Devices & Systems</em>, vol. 17, 2023.